Optimize yield, quality and cost of nanometer ICs

ICs fabricated using nanometer processes using current design and test methodologies suffer from yield, quality and cost problems. Genesys Testware provides IC design engineers the tools to solve these problems. These tools are effective, efficient and require minimal changes to design and test flows.


Copyright © 2005 Genesys Testware, Inc. All rights reserved.